



Asus 15" FX504 GM Block Diagram

01





STACKUP

TOP
GND
IN1
IN2
VCC
IN3
GND
IN4
GND
BOT







Overt temp ckt for NVVDD and NVVDDS



USB 3.0 PORT1




Change ESD vendor for ESD request



*Close to SCN3

USB 3.0 PORT2




Change ESD vendor for ESD request




*Close to SCN1

USB 2.0 PORT3




Change ESD vendor for ESD request







Thermal

Near CPU




Touch Pad Connector AA type


34




3/29 PR Change

- [14] I2C0_SDA_TP_R R12460 0.4 I2C0_SDA_TP_R
- [14] I2C0_SCL_TP_R R12470 0.4 I2C0_SCL_TP_R





Coffee Lake Processor (DDR4)




CFL Processor (POWER)

Follow CFL H page 126 to 45W(GT2): +VCCGT=34A




Follow CFL-H EDS page 134 to 45W(GT3): VCC_CORE=128A for 6 core
Follow CFL-H EDS page 134 to 45W(GT3): VCC_CORE=86A for 4 core



08




Sense resistor should be placed within 2 inches (50.8 mm) of the processor socket
Trace Impedance 50 ohm











PR Change

Place to BOT




PCH SPI ROM(CLG)





Put damping resistor close to CPU

need to add +1.05V power rail



FSD22 CLOSE TO U25


ESD21 CLOSE TO U25.B2



1.24V for CNVi logic = VCCDPHY 1P24 & +VCCPRIM 1P24

This rail is generated internally with a LDO and needs to be routed to the motherboard so that the rail can be supplied back to the SoC.

Refer to the Platform Design Guide for implementation details.







CFL-H Processor (GND)

U1F		AK4	
A10	VSS_1	VSS_82	
A16	VSS_2	VSS_83	
A18	VSS_3	VSS_84	
A19	VSS_4	VSS_85	
A22	VSS_5	VSS_86	
A23	VSS_6	VSS_87	
A26	VSS_7	VSS_88	
A27	VSS_8	VSS_89	
A30	VSS_9	VSS_90	
A32	VSS_10	VSS_91	
A33	VSS_11	VSS_92	
A39	VSS_12	VSS_93	
A43	VSS_13	VSS_94	
A49	VSS_14	VSS_95	
A50	VSS_15	VSS_96	
A51	VSS_16	VSS_97	
A53	VSS_17	VSS_98	
A54	VSS_18	VSS_99	
A55	VSS_19	VSS_100	
A57	VSS_20	VSS_101	
A58	VSS_21	VSS_102	
A59	VSS_22	VSS_103	
A60	VSS_23	VSS_104	
A64	VSS_24	VSS_105	
A65	VSS_25	VSS_106	
A66	VSS_26	VSS_107	
A67	VSS_27	VSS_108	
A68	VSS_28	VSS_109	
A69	VSS_29	VSS_110	
A69	VSS_30	VSS_111	
A70	VSS_31	VSS_112	
A70	VSS_32	VSS_113	
A70	VSS_33	VSS_114	
A70	VSS_34	VSS_115	
A70	VSS_35	VSS_116	
A70	VSS_36	VSS_117	
A70	VSS_37	VSS_118	
A70	VSS_38	VSS_119	
A70	VSS_39	VSS_120	
A70	VSS_40	VSS_121	
A70	VSS_41	VSS_122	
A70	VSS_42	VSS_123	
A70	VSS_43	VSS_124	
A70	VSS_44	VSS_125	
A70	VSS_45	VSS_126	
A70	VSS_46	VSS_127	
A70	VSS_47	VSS_128	
A70	VSS_48	VSS_129	
A70	VSS_49	VSS_130	
A70	VSS_50	VSS_131	
A70	VSS_51	VSS_132	
A70	VSS_52	VSS_133	
A70	VSS_53	VSS_134	
A70	VSS_54	VSS_135	
A70	VSS_55	VSS_136	
A70	VSS_56	VSS_137	
A70	VSS_57	VSS_138	
A70	VSS_58	VSS_139	
A70	VSS_59	VSS_140	
A70	VSS_60	VSS_141	
A70	VSS_61	VSS_142	
A70	VSS_62	VSS_143	
A70	VSS_63	VSS_144	
A70	VSS_64	VSS_145	
A70	VSS_65	VSS_146	
A70	VSS_66	VSS_147	
A70	VSS_67	VSS_148	
A70	VSS_68	VSS_149	
A70	VSS_69	VSS_150	
A70	VSS_70	VSS_151	
A70	VSS_71	VSS_152	
A70	VSS_72	VSS_153	
A70	VSS_73	VSS_154	
A70	VSS_74	VSS_155	
A70	VSS_75	VSS_156	
A70	VSS_76	VSS_157	
A70	VSS_77	VSS_158	
A70	VSS_78	VSS_159	
A70	VSS_79	VSS_160	
A70	VSS_80	VSS_161	
A70	VSS_81	VSS_162	

CPU_FH_H_1440P


U1G		B115	
A72	VSS_163	VSS_244	
A72	VSS_164	VSS_245	
A72	VSS_165	VSS_246	
A72	VSS_166	VSS_247	
A72	VSS_167	VSS_248	
A72	VSS_168	VSS_249	
A72	VSS_169	VSS_250	
A72	VSS_170	VSS_251	
A72	VSS_171	VSS_252	
A72	VSS_172	VSS_253	
A72	VSS_173	VSS_254	
A72	VSS_174	VSS_255	
A72	VSS_175	VSS_256	
A72	VSS_176	VSS_257	
A72	VSS_177	VSS_258	
A72	VSS_178	VSS_259	
A72	VSS_179	VSS_260	
A72	VSS_180	VSS_261	
A72	VSS_181	VSS_262	
A72	VSS_182	VSS_263	
A72	VSS_183	VSS_264	
A72	VSS_184	VSS_265	
A72	VSS_185	VSS_266	
A72	VSS_186	VSS_267	
A72	VSS_187	VSS_268	
A72	VSS_188	VSS_269	
A72	VSS_189	VSS_270	
A72	VSS_190	VSS_271	
A72	VSS_191	VSS_272	
A72	VSS_192	VSS_273	
A72	VSS_193	VSS_274	
A72	VSS_194	VSS_275	
A72	VSS_195	VSS_276	
A72	VSS_196	VSS_277	
A72	VSS_197	VSS_278	
A72	VSS_198	VSS_279	
A72	VSS_199	VSS_280	
A72	VSS_200	VSS_281	
A72	VSS_201	VSS_282	
A72	VSS_202	VSS_283	
A72	VSS_203	VSS_284	
A72	VSS_204	VSS_285	
A72	VSS_205	VSS_286	
A72	VSS_206	VSS_287	
A72	VSS_207	VSS_288	
A72	VSS_208	VSS_289	
A72	VSS_209	VSS_290	
A72	VSS_210	VSS_291	
A72	VSS_211	VSS_292	
A72	VSS_212	VSS_293	
A72	VSS_213	VSS_294	
A72	VSS_214	VSS_295	
A72	VSS_215	VSS_296	
A72	VSS_216	VSS_297	
A72	VSS_217	VSS_298	
A72	VSS_218	VSS_299	
A72	VSS_219	VSS_300	
A72	VSS_220	VSS_301	
A72	VSS_221	VSS_302	
A72	VSS_222	VSS_303	
A72	VSS_223	VSS_304	
A72	VSS_224	VSS_305	
A72	VSS_225	VSS_306	
A72	VSS_226	VSS_307	
A72	VSS_227	VSS_308	
A72	VSS_228	VSS_309	
A72	VSS_229	VSS_310	
A72	VSS_230	VSS_311	
A72	VSS_231	VSS_312	
A72	VSS_232	VSS_313	
A72	VSS_233	VSS_314	
A72	VSS_234	VSS_315	
A72	VSS_235	VSS_316	
A72	VSS_236	VSS_317	
A72	VSS_237	VSS_318	
A72	VSS_238	VSS_319	
A72	VSS_239	VSS_320	
A72	VSS_240	VSS_321	
A72	VSS_241	VSS_322	
A72	VSS_242	VSS_323	
A72	VSS_243	VSS_324	


CPU_FH_H_1440P


U1H		F15	
B4	VSS_325	VSS_400	
B7	VSS_326	VSS_401	
B14	VSS_327	VSS_402	
B15	VSS_328	VSS_403	
B21	VSS_329	VSS_404	
B22	VSS_330	VSS_405	
B25	VSS_331	VSS_406	
B26	VSS_332	VSS_407	
B29	VSS_333	VSS_408	
B31	VSS_334	VSS_409	
B33	VSS_335	VSS_410	
B35	VSS_336	VSS_411	
B37	VSS_337	VSS_412	
B41	VSS_338	VSS_413	
B44	VSS_339	VSS_414	
B45	VSS_340	VSS_415	
B46	VSS_341	VSS_416	
B47	VSS_342	VSS_417	
B48	VSS_343	VSS_418	
B49	VSS_344	VSS_419	
B50	VSS_345	VSS_420	
B51	VSS_346	VSS_421	
B52	VSS_347	VSS_422	
B53	VSS_348	VSS_423	
B54	VSS_349	VSS_424	
B55	VSS_350	VSS_425	
B56	VSS_351	VSS_426	
B57	VSS_352	VSS_427	
B58	VSS_353	VSS_428	
B59	VSS_354	VSS_429	
B60	VSS_355	VSS_430	
B61	VSS_356	VSS_431	
B62	VSS_357	VSS_432	
B63	VSS_358	VSS_433	
B64	VSS_359	VSS_434	
B65	VSS_360	VSS_435	
B66	VSS_361	VSS_436	
B67	VSS_362	VSS_437	
B68	VSS_363	VSS_438	
B69	VSS_364	VSS_439	
B70	VSS_365	VSS_440	
B71	VSS_366	VSS_441	
B72	VSS_367	VSS_442	
B73	VSS_368	VSS_443	
B74	VSS_369	VSS_444	
B75	VSS_370	VSS_445	
B76	VSS_371	VSS_446	
B77	VSS_372	VSS_447	
B78	VSS_373	VSS_448	
B79	VSS_374	VSS_449	
B80	VSS_375	VSS_450	
B81	VSS_376	VSS_451	
B82	VSS_377	VSS_452	
B83	VSS_378	VSS_453	
B84	VSS_379	VSS_454	
B85	VSS_380	VSS_455	
B86	VSS_381	VSS_456	
B87	VSS_382	VSS_457	
B88	VSS_383	VSS_458	
B89	VSS_384	VSS_459	
B90	VSS_385	VSS_460	
B91	VSS_386	VSS_461	
B92	VSS_387	VSS_462	
B93	VSS_388	VSS_463	
B94	VSS_389	VSS_464	
B95	VSS_390	VSS_465	
B96	VSS_391	VSS_466	
B97	VSS_392	VSS_467	
B98	VSS_393	VSS_468	
B99	VSS_394	VSS_469	
B00	VSS_395	VSS_470	
B01	VSS_396	VSS_471	
B02	VSS_397	VSS_472	
B03	VSS_398	VSS_473	
B04	VSS_399	VSS_474	
B05	VSS_400	VSS_475	
B06	VSS_401	VSS_476	
B07	VSS_402	VSS_477	
B08	VSS_403	VSS_478	
B09	VSS_404	VSS_479	
B10	VSS_405	VSS_480	
B11	VSS_406	VSS_481	
B12	VSS_407	VSS_482	
B13	VSS_408	VSS_483	

CPU_FH_H_1440P


KBL-H Processor (RESERVED, CFG)








Channel 1
<32-63>





CM2-254	Control 0	CM3-256	Control 1, 32, 43
CM00	CAS?	CM01	CAS?
CM01	CRE	CM17	KRE
CM02	B0?	CM18	B0?
CM03	BA?	CM19	BA?
CM04	A1, A2?	CM20	A1, A2
CM05	A1, A10	CM21	A2, A10
CM06	A10, B10	CM22	A10, B10
CM07	AB?	CM23	AB?
CM08	AB, A11	CM24	AB, A11
CM09	A7, AB	CM25	A7, AB
CM10	AB?	CM26	AB?
CM11	A1, BA?	CM27	A1, BA?
CM12	A4, BA?	CM28	A4, BA?
CM13	A2, BA?	CM29	A2, BA?
CM14	A1, BA?	CM30	A1, BA?
CM15	CM?	CM31	CM?
CM2-255	Control 0 & 1		
CM023	Hot used		
CM033	Hot used		
CM034	DERUG?		
CM035	DERUG?		

Notes:


1. CPU board and CPU connected to DRAM. See section 7.1.1.1.




CM0-256	Channel 0 0..31	CM0-256	Channel 1 32..63
CM01	CA5 ¹	CM06	CA5 ²
CM01	CRZ	CM07	CRZ
CM02	RS7 ¹	CM08	RS7 ²
CM03	BA5 ¹	CM09	BA5 ²
CM04	AD_0	CM10	AD_1
CM05	AD_A10	CM11	AD_A10
CM06	A12_RPU	CM12	A12_RPU
CM07	ABP	CM13	ABP
CM08	AS_A11	CM14	AS_A11
CM09	AT_A8	CM15	AT_A8
CM10	AT	CM16	AT
CM11	AS_BA1	CM17	AS_BA1
CM12	A4_BA2	CM18	A4_BA2
CM13	A2_BA3	CM19	A2_BA3
CM14	AS_BA3	CM20	AS_BA3
CM15	CA10	CM21	CA10
CM0-256 Channel 0 0..1			
CM232	Hot used		
CM233	Hot used		
CM234	DEBUR0		
CM235	DEBUR0		
Notes:			
1. GPU Deburring not connected to DRAM. See section 7.3.1.3.			




4/3 PR Change




VCORE





GFX_CORE







1.2VSUS & VTT_MEM




+1.05V_S5




+1.5V




1.8V_S5 circuit delete







BAT IN



+NVVDD5



FBVDDQ - 1.5V_GPU



FBVDDQ Voltage Setting: 1.55V / 1.35V


FBVDDQ_CTRL	PR353	PR354	FBVDDQ
1	11.8K	3.57K	1.55V
0	11.8K	3.57K	1.35V

Fine tune output voltage


FBVDDQ Voltage Setting: 1.50V / 1.35V

FBVDDQ_CTRL	PR353	PR354	FBVDDQ
1	12.4K	2.94K	1.50V
0	12.4K	2.94K	1.35V



Line type output voltage




Load Switch for GPU





Discharge



+1.8V GPU AON









4/6: Add KR129 0ohm no-mount and KR130 0ohm on KCN1#31


ESD23 CLOSE TO KHE1




FAN1 for GPU



FAN2 for CPU



HDMI 2.0 Re-Drive




3/29 PR Change :

 $\text{MAX} < 2^\circ$

3/29 PR Change

3/29 PR Change


I2C address : 0x10-0x2F



3/29 PR Change


3/29 PR Change



EMI Solution



4/5:Change C1038,C1039 from mount 68P to no-mount for EA pass

4/5:Change I2R61 from 3.9K to 4.99K for EA




[illegible]

BIOS Setup	WOLAN DISABLE		WOLAN ENABLE	
	LAN_PWEN	WOL	LAN_PWEN	WOL
S3	H	H	H	H
S4	L	L	H	H
S5	L	L	H	H

Channel 0

<0~31>

MF=0 Non-mirrored



Channel 1

<0~31>

MF=0 Non-mirrored








Table 7-5. GDDR5 Mode F Mapping

GDDR 576	Channel 0 0~31	GDDR 576	Channel 1 32~63
CM00	C407	CM016	C407
CM01	C408	CM017	C408
CM02	C409	CM018	C409
CM03	C410	CM019	C410
CM04	A1, A9	CM020	A1, A9
CM05	A2, A10	CM021	A2, A10
CM06	A11, A19	CM022	A11, A19
CM07	A8*	CM023	A8*
CM08	A4, A11	CM024	A4, A11
CM09	A7, A8	CM025	A7, A8
CM010	CM0	CM026	CM0
CM011	A5, B4	CM027	A5, B4
CM012	A4, B3	CM028	A4, B3
CM013	A2, B4	CM029	A2, B4
CM014	A3, B3	CM030	A3, B3
CM015	C1*	CM031	C1*

1. GPU device not connected to DRAM. See section 7.5.13.







OS status	S0	S3		(Soft OFF)	(Soft OFF)	(Soft OFF)	(Soft OFF)	
H/W status	S0	S3		S4 (Win10 off) RTC wake Enable WOLAN Enable	S4 (Win10 off) RTC wake Disable WOLAN Disable	S5 (Fast Startup "v")	S5 (Fast Startup "x")	
RUN_ON	H	L		L	L	L	L	
+3V	H	L		L	L	L	L	
+5V	H	L		L	L	L	L	
+0.675V_DDR_VTT	H	L		L	L	L	L	
+12V	H	L		L	L	L	L	
+3V_SSD/+3V_PCH_CARD/+1.5V_H	H	L		L	L	L	L	
+1.05V_VCCSTG	H	L		L	L	L	L	
+VCCSA	H	L		L	L	L	L	
+VCC_GFX	H	L		L	L	L	L	
+VCC_CORE	H	L		L	L	L	L	
+0.95V_VCCIO	H	L		L	L	L	L	
SUS_ON	H	H		L	L	L	L	
+1.05V_VCCPLL/+1.05V_VCCST	H	H		L	L	L	L	
+1.05V_SUS	H	H		L	L	L	L	
+1.2V_SUS	H	H		L	L	L	L	
SUS_ON_2.5V	H	H		L	L	L	L	
+2.5V_SUS	H	H		L	L	L	L	
S5_ON	H	H		H	L	L	L	
+1.8V_S5	H	H		H	L	L	L	
+1.05V_S5	H	H		H	L	L	L	
S5_ON	H	H		H	L	H	L	
+3V_S5	H	H		H	L	H	L	
+5V_S5	H	H		H	L	H	L	

Model
FX504GM

REV

CHANGE LIST

1124 Change

Page 12 & 14 HDMI HPD change to PCH GPP_F1 for BIOS request
Page 22 Del VR37/VR41/VR43/VR44/VR51/VR52/VC60/VU3 for MS-Hybrid Design
Page 32 Del C1238 for No Need
Page 34 ADD TC3/TQ1 for Thermal Request
Page 35 Modify AR13 to 10 Ohm from 0 Ohm for internal tracking
Page 36 Del C1237 for No Need
Page 36 Add KR72 to 200K for EC Stage ID
Page 54 Modify I2R73/I2R75 to 10K Ohm from 2.2K Ohm for HDMI Detect Issue
Page 54 DEL I2R79 for HDMI Detect Issue
Page 54 Add I2R80 to 4.7K for HDMI Detect Issue
Page 54 Add I2C73 to 3.3pf for HDMI2.0 SI
Page 54 Modify I2R84/I2R85/I2R86/I2R87/I2R88/I2R89/I2R90/I2R91 to 2.2 Ohm from 0 Ohm for HDMI SI

0403 Change

Page 28 Modify LCD VCC Power Solution for Innolux TN120 Panel Issue

PR

MP

DOC NO.

PROJECT MODEL : BKLA/BKNA

APPROVED BY:

DATE: 2017/03/31

PART NUMBER:

DRAWING BY:

REVISION: 1A

02



Quanta Computer Inc.
PROJECT : FX504GM

Size	Document Number	Rev
	N.A	1A
Date:	Tuesday, April 10, 2018	Sheet 52 of 60

